

COMPUTER ORGANIZATION AND ARCHITECTURE

MR. NAGABABU GARIGIPATI

Assistant Professor

Department of Computer Science and Engineering
G Narayanamma Institute of Technology & Science
Shaikpet, Hyderabad, Telangana, IN

COMPUTER ORGANIZATION AND ARCHITECTURE

Copyright©

: Mr. Nagababu Garigipati

Publishing Rights®

: VSRD Academic Publishing

A Division of Visual Soft India Pvt. Ltd.

ISBN-13: 978-93-91462-63-5

FIRST EDITION, JULY 2023, INDIA

Printed & Published by:

VSRD Academic Publishing

(A Division of Visual Soft India Pvt. Ltd.)

Disclaimer: The author(s) / Editor(s) are solely responsible for the contents compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Author(s) or Editor(s) or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft India Pvt. Ltd.

REGISTERED OFFICE

154, Tezab mill Campus, Anwarganj, KANPUR–208003 (UP) (IN)

Mb:9899936803, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE

340, FF, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH) (IN)

Mb:9956127040, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

CONTENTS

CHAPTER 1 : INTRODUCTION TO BASIC COMPUTER.....	1
1.1. FUNCTIONAL BLOCKS OF A COMPUTER	1
1.2. DATA REPRESENTATION	21
1.3. CONTROL UNIT DESIGN	38
CHAPTER 2: MEMORY ORGANIZATION.....	49
2.1. MEMORY HIERARCHY.....	49
2.2. MAIN MEMORY.....	53
2.3. AUXILIARY MEMORY	57
2.4. ASSOCIATIVE MEMORY	62
2.5. CACHE MEMORY	65
2.6. REPLACEMENT ALGORITHMS	71
2.7. WRITE POLICIES.....	72
CHAPTER 3 : PIPELINING AND MULTIPROCESSORS.....	73
3.1. PARALLEL PROCESSING.....	73
3.2. PIPELINING	79
3.3. ARITHMETIC PIPELINE	80
3.4. INSTRUCTION PIPELINE	83
3.5. RISC PIPELINE	86
3.6. VECTOR PROCESSING.....	88
3.7. ARRAY PROCESSORS.....	90

3.8.	MULTIPROCESSORS	92
3.9.	INTERCONNECTION STRUCTURES	95
3.10.	INTER-PROCESSOR COMMUNICATION AND SYNCHRONIZATION	106
3.11.	CACHE COHERENCE	110