COMPUTER ORGANIZATION AND ARCHITECTURE

P.Dhivya (Assistant Professor – CSE Department)

C.B.Sivaparthipan (Assistant Professor – CSE Department)

Dr.R.M. Bhavadharini (Associate Professor – CSE Department)

 $\textbf{Dr.T. Kalaikumaran} \; (HOD-CSE \; Department)$

Dr. N. Karthikeyan (HOD - Comp.App. Department)

SNS COLLEGE OF TECHNOLOGY COIMBATORE, TAMILNADU, INDIA.

COMPUTER ORGANIZATION AND ARCHITECTURE

Copyright © : Dhivya P.

Publishing Rights (P) : VSRD Academic Publishing

A Division of Visual Soft India Pvt. Ltd.

ISBN-13: 978-93-86258-92-2 FIRST EDITION, FEBRUARY 2018, INDIA

Printed & Published by:
VSRD Academic Publishing
(A Division of Visual Soft India Pvt. Ltd.)

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft India Pvt. Ltd.

REGISTERED OFFICE

154, Tezabmill Campus, Anwarganj, KANPUR – 208003 (UP) (IN) Mb: 99561 27040, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE (SOUTH INDIA)

340, FF, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH)(IN) Mb: 99561 27040, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

PREFACE

It is with great pleasure that we are bringing out the first edition of this book. The book happens to be covering the latest trends in Computer Organization Architecture. We hope that the present edition lives up to the challenge, and provides a power-packed which has been developed from scratch. We are confident that the reader would find immense value in this book for keeping pace with the changing paradigm of Computer organization and Architecture. and sufficient concept as well as depth is provided to give the reader a feeling of complete understanding of the whole thing.

Here is a summary of the content and structure of the book:

- Fundamentals units of computer
- Basic operational concepts
- Memory location and addresses
- Addressing modes
- Random Access Memory (RAM)
- Internal Organization of Semiconductor Memory Chips
- Cache and Virtual Memory
- Secondary storage
- Accessing I/O devices
- Interrupts
- Direct Memory Access
- Buses and Interface Circuits.

ACKNOWLEDGEMENT

We take this opportunity to thank many people who were instrumental in bringing out this book in the present shape. We find our self out of words to adequately thank the management of the SNS college of Technology, Dr.V.S.Velusamy, Founder Trustee. Dr.S.Rajalakshmi, Correspondent, Dr.S.Nalin Vimal Kumar. Technical Director and Dr. S.N.Subramanian. Chairman. Dr.V.P.Arunachalam. Director Dr.S.Chenthur Pandian, Principal. We also thank faculty members and dear students of CSE department for providing me with all sorts of support in completion of this book

We record my indebtedness to **Dr. S.Karthik**, Professor & Dean, Department of Computer Science and Engineering for his guidance and sustained encouragement for the successful completion of this book.

Finally, We would like to share our sincere thanks to all friends, family members and concerned person who cooperated with us in this regards.

CONTENTS

CHAPTER 1			
BAS	SIC STRUCTURE OF COMPUTERS	1	
1.1	COMPUTER AND ITS TYPES	3	
1.2	FUNCTIONAL UNITS OF COMPUTER	4	
	1.2.1 INPUT UNIT	5	
	1.2.2 MEMORY UNIT	5	
	1.2.3 ALU (ARITHMETIC AND LOGIC UNIT)		
	1.2.4 OUTPUT UNIT		
	1.2.5 CONTROL UNIT		
	1.2.6 BASIC OPERATIONAL CONCEPTS		
	1.2.7 THE INSTRUCTION REGISTER (IR)		
	1.2.8 THE PROGRAM COUNTER (PC)		
1.3	BUS STRUCTURE	10	
1.4	PERFORMANCE	11	
	1.4.1 PROCESSOR CLOCK		
	1.4.2 PIPELINING AND SUPERSCALAR OPERATION		
	1.4.3 FUNCTIONS OF COMPILER		
	1.4.4 PERFORMANCE MEASUREMENT		
	1.4.5 POWER WALL		
1.5	UNIPROCESSOR TO MULTIPROCESSOR	14	
1.6	MEMORY LOCATIONS AND ADDRESSES	15	
	1.6.1 BYTE ADDRESSABILITY		
	1.6.2 BIG-ENDIAN AND LITTLE-ENDIANASSIGNMENTS		
	1.6.3 MEMORY OPERATIONS	19	
1.7	INSTRUCTION AND INSTRUCTION SEQUENCING	19	
	1.7.1 ASSEMBLY LANGUAGE NOTATION	20	
	1.7.2 BASIC INSTRUCTIONS	20	
1.8	ADDRESSING MODES	24	
1.9	ASSEMBLY LANGUAGE	29	
5	1.9.1 ASSEMBLER DIRECTIVES		
	1.9.2 ASSEMBLY AND EXECUTION OF PROGRAMS		
	1 9 3 NUMBER NOTATION	30	

CHAPTER	2
BACRAODE	~*

ME	MORY SYSTEM	31
2.1	BASIC CONCEPTS	33
	2.1.1 CPU-MAIN MEMORY CONNECTION - A BLOCK	
	SCHEMATIC2.1.2 SOME BASIC CONCEPTS	
2.2	RANDOM ACCESS MEMORY (RAM)	
2.3	READ ONLY MEMORY	39
	2.3.1 PROM (PROGRAMMABLE ROM)	
	2.3.2 EPROM (ERASABLE PROGRAMMABLE ROM)	39
	2.3.3 EEPROM (ELECTRICALLY ERASABLE PROM)	39
2.4	FLASH MEMORY	
	2.4.1 MEMORY HIERARCHY	40
2.5	CACHE MEMORY	
	2.5.1 CACHE MAPPING	42
2.6	VIRTUAL MEMORY	
	2.6.1 PAGE TABLE	
2.7	SECONDARY STORAGE	48
	2.7.1 MAGNETIC DISK DRIVES (HARD DISK DRIVE	
	ORGANIZATION)	
	2.7.2 OPTICAL DISKS	53
CHA	APTER 3	
INP	PUT/OUTPUT ORGANIZATION	55
3.1	ACCESSING I/O DEVICES	57
3.2	INTERRUPTS	59
3.3	DIRECT MEMORY ACCESS	65
3.4	BUSES	69
3.5	INTERFACE CIRCUITS	74